Patent

Customer No.: 31561 Docket No.12681-US-PA Application No.: 10/708,171

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of

Applicant

: Su et al. : 10/708,171

Application No. Filed

: 2004/2/12

For

: ELECTRO-STATIC DISCHARGE PROTECTION CIRCUIT FOR DUAL-POLARITY INPUT/OUTPUT PAD

Art Unit

Examiner

: WARREN MATTHEW E

TRANSMITTAL LETTER 002-1-703-872-9306

(Via fax: 1+9 pages)

CENTRAL FAX CENTER

Assistant Commissioner for Patents Arlington, Virginia 22202

DEC 2 8 2004

Dear Sir,

In response to the Office Action dated October 4, 2004(Paper No.: 20041001), please find the Response to Office Action, in 9 pages.

I believe that no fee is incurred. However, the Commissioner is authorized to charge any fees required in connection with the filing of this paper to account No. 50-2620 (Order No.:12681 -US-PA)

Thank you for your assistance in the subject matter. If you have any questions, please feel free to contact me.

> Respectfully Submitted, JIANQ CHYUN Intellectual Property Office

Registration No.: 46,863

Please send future correspondence to:

7F. -1, No. 100, Roosevelt Rd.,

Sec. 2, Taipei 100, Taiwan, R.O.C.

Fax: 886-2-2369 7233 / 886-2-2369 7234

Tel: 886-2-2369 2800 E-MAIL: BELINDA@JCIPGroup.com.tw; USA@JCIPGroup.com.tw

RECEIVED CENTRAL FAX CENTER DEC 2 8 2004

Customer No.: 31561 Application No: 10/708,171 Docket NO.:12681-US-PA

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application Application Filed: For:	10/708,171 February 12, 2004 ELECTRO-STATIC DISCHARGE PROTECTION CIRCUIT FOR DUAL-POLARITY INPUT/OUTPUT PAD	,)))
Applicant: Examiner: Art Unit	Shin Su Warren, Matthew E. 2815)))

No fee is believed to be due. However, the Commissioner is authorized to charge any fees required in connection with the filing of this paper to account. No.50-2620 (order No. 12681-US-PA

RESPONSE TO OFFICE ACTION

U.S. Patent and Trademark Office
Commissioner for Patents
220 20th Street South
Customer Window, Mail Stop Amendment
Crystal Plaza Two, Lobby, Room 1B03
Arlington, Virginia 22202

Dear Sir:

The Office Action mailed on October 04, 2004 has been carefully considered. In response thereto, please enter the following amendments and consider the following remarks.

Customer No.: 31561 Application No: 10/708,171 Docket NO.:12681-US-PA

Claim Amendment

Please amend the claims according to the following listing of claims and substitute it for all prior versions and listings of claims in the application.

- 1. (currently amended) An electro-static discharge (ESD) protection circuit for a dual polarity input/output (I/O) pad, comprising:
 - a substrate of a first conductive type;
- a deep well region of <u>a second conductive</u> type, disposed in the substrate of <u>the first</u> conductive type;
- a well region of the first conductive type, disposed in the deep well region of the second conductive type;
- a first transistor, disposed over the well region of the first conductive type, wherein the first transistor comprises a first gate, a first source and a first drain;
- a second transistor, disposed over the substrate of the first conductive type, wherein the second transistor comprises a second gate, a second source and a second drain, wherein the second source is connected with the first drain, and wherein the second source and the first drain is disposed in a portion of the first conductive type well region, a portion of the second conductive type deep well region and a portion of the first conductive type substrate;

Customer No.: 31561 Application No: 10/708,171 Docket NO.:12681-US-PA

a first doped region, disposed in the well region of first conductive type and laterally adjacent to the first source, wherein the first doped region, the first source and the first gate are electrically connected to an input pad; and

a second doped region, disposed in the substrate of the first conductive type and laterally adjacent to the second drain, wherein the second doped region, the second drain and the second gate are electrically connected to an output pad.

- 2. (currently amended) The electro-static discharge (ESD) protection circuit of claim 1, wherein the substrate of first conductive type comprises a p-type substrate.
- 3. (currently amended) The electro-static discharge (ESD) protection circuit of claim 1, wherein the deep well region of second conductive type comprises a n-type deep well region.
- 4. (currently amended) The electro-static discharge (ESD) protection circuit of claim 1, wherein the well region of first conductive type comprises a p-type well region.
- 5.(original) The electro-static discharge (ESD) protection circuit of claim 1, wherein the first transistor and the second transistor comprise a NMOS transistor.
- 6. (original)The electro-static discharge (ESD) protection circuit of claim 1, wherein the first doped region and the second doped region comprise a p-type doped region.
- 7. (currently amended) The electro-static discharge (ESD) protection circuit of claim 1, wherein when the input pad receives a positive electro-static current, a first parasitic bipolar junction transistor is formed by the first conductive type well region, the second type deep well region and the first conductive type substrate, and a second parasitic bipolar junction transistor

Customer No.: 31561 Application No: 10/708,171 Docket NO.:12681-US-PA

is formed by the second <u>conductive</u> type deep well region, the first <u>conductive</u> type substrate and the second drain, and a positive feedback loop is formed by the first parasitic bipolar junction transistor and the second parasitic bipolar junction transistor.

8. (currently amended) The electro-static discharge (ESD) protection circuit of claim 1, wherein when the input pad receives a negative electro-static current, a first parasitic bipolar junction transistor is formed by the first conductive type substrate, the second conductive type deep well region and the first conductive type well region, and a second parasitic bipolar junction transistor is formed by the second conductive type deep well region, the first conductive type well region and the first source, and a positive feedback loop is formed by the first parasitic bipolar junction transistor and the second parasitic bipolar junction transistor.